

NEW UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))

Docket No.
M4065.0361/P361

Total pages in this
submission

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

ELECTRO-MECHANICAL POLISHING OF PLATINUM CONTAINER STRUCTURE

and invented by:

Whonchee Lee and Scott Meikle

IF A CONTINUATION APPLICATION, check appropriate box and supply requisite information:

☐

Continuation

☐

Divisional

☐

Continuation-in-part (CIP) of prior application No.:

Enclosed are:

Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 27 pages(s) and including the following:
 - a. ☒ Descriptive title of the invention
 - b. ☐ Cross references to related applications (*if applicable*)
 - c. ☐ Statement regarding Federally-sponsored research/development (*if applicable*)
 - d. ☐ Reference to microfiche appendix (*if applicable*)
 - e. ☒ Background of the invention
 - f. ☒ Brief summary of the invention
 - g. ☒ Brief description of the drawings (*if drawings filed*)
 - h. ☒ Detailed description
 - i. ☒ Claims as classified below
 - j. ☒ Abstract of the disclosure

Application Elements (continued)

3. ☒ Drawing(s) (when necessary as prescribed by 35 U.S.C. 113)
☒ Formal ☐ Informal Number of sheets: 9
4. ☒ Oath or Declaration
 a. ☐ Newly executed (original or copy) ☒ Unexecuted
 b. ☐ Copy from a prior application (37 C.F.R. 1.63(d) (for continuation/divisional applications only)
 c. ☐ With Power of Attorney ☒ Without Power of Attorney
5. ☐ Incorporation by reference (usable if Box 4b is checked)
 The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Computer program in microfiche
7. ☐ Genetic sequence submission (if applicable, all must be included)
 a. ☐ Paper copy
 b. ☐ Computer readable copy
 c. ☐ Statement verifying identical paper and computer readable copies

Accompanying Application

8. ☐ Assignment papers (cover sheet & document(s))
9. ☒ 37 C.F.R. 3.73(b) statement (when there is an assignee)
10. ☐ English translation document (if applicable)
11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certified copy of priority document(s) (if foreign priority is claimed)
15. ☐ Certificate of Mailing
☐ First Class ☐ Express Mail (Label No.: _____)
16. ☐ Small Entity statement(s) -- # submitted _____ (if Small Entity status claimed)

Accompanying Application (continued)

- 17.
- ☐
- Additional enclosures (please identify below):

Fee Calculation and Transmittal

The filing fee for this utility patent application is calculated and transmitted as follows:

☒ Large Entity ☐ Small Entity

<u>CLAIMS AS FILED</u>						
For	# Filed	# Allowed	# Extra	Rate	Fee	
Total Claims	48	- 20 =	28	x \$18.00	\$504.00	
Independent Claims	10	- 3 =	7	x \$78.00	\$546.00	
Multiple Dependent Claims (check if applicable)				<input type="checkbox"/>		
Other Fees (specify purpose):						
				BASIC FEE	\$690.00	
				TOTAL FILING FEE	\$1,740.00	

☒ A check in the amount of \$1,740.00 to cover the total filing fee is enclosed.☒ The Commissioner is hereby authorized to charge and Deposit Account No. 4 - 1073 as described below. A duplicate copy of this sheet is enclosed.☐ Charge the amount of _____ as filing fee.☒ Credit any overpayment.☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.31(b).

Dated: August 31, 2000

Thomas J. D'Amico
 Attorney Reg. No.: 28,371
 Dickstein Shapiro Morin & Oshinsky LLP
 2101 L Street NW
 Washington, DC 20037-1526
 (202) 785-9700

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR U.S. LETTERS PATENT

**ELECTRO-MECHANICAL POLISHING OF
PLATINUM CONTAINER STRUCTURE**

Inventors:

Whonchee Lee

Scott Meikle

Dickstein Shapiro Morin &
Oshinsky LLP
2101 L Street NW
Washington, DC 20037-1526
(202) 785-9700

FIELD OF THE INVENTION

The present invention relates to a method of electro-mechanical polishing (EMP) surfaces, especially surfaces of platinum container structures, during semiconductor device fabrication.

BACKGROUND OF THE INVENTION

As the dimensions of semiconductor devices continue to decrease, there is a need for high resolution patterning of device features. The need for smaller surface area for components, such as capacitors or transistors, along with the requirement to maintain high-reliability electrical connections, have led researchers to seek new materials and methods for fabricating semiconductor components.

For example, promising candidates for materials for capacitor electrodes used in integrated circuits memory structures include noble metals, i.e., platinum (Pt), palladium (Pd), iridium (Ir), ruthenium (Ru), rhodium (Rh), osmium (Os), silver (Ag) and gold (Au), as wells as their oxides, e.g., ruthenium oxide (RuO_2), iridium oxide (IrO_2) or osmium oxide (OsO_2). The above-mentioned noble metals, of which platinum (Pt) is the most common, are all physically and chemically similar. They are either relatively stable metals or form conductive oxides. Their capacitance remains constant even when exposed to oxidizing or reducing atmospheres common to semiconductor fabrication. These metals are also resistant to hydrogen damage and do not affect the polarization of dielectric layers after annealing at high temperatures.

Recently, particular attention has been given to using platinum (Pt) for electrodes mainly because platinum has a very low reactivity and is inert to oxidation, thus preventing electrode oxidation which decreases a capacitor's capacitance. Platinum also has a high electrical conductivity and a lower leakage current than that of other electrode materials, such as for example, ruthenium oxide or poly-silicon. Further, platinum has a high work function. Work function is an important feature of an electrode material for a DRAM capacitor and is a measure of the energy required to remove one electron from the metal. Advanced DRAM capacitors are characterized by a dominant current leakage mechanism, known as the Schottky emission from the electrode into the dielectric so that metals with high work functions, like platinum, produce less current leakage.

The use of platinum as the material of choice for capacitor electrodes, however, poses significant problems. One problem arises from the difficulty of etching and/or polishing platinum and the corresponding need to precisely etch the platinum into the shape of the desired capacitor electrode. The etching process, which is repeated many times in the formation of semiconductor devices, typically employs at least one chemical etchant that reacts with, and removes, the film or layer that is etched. Noble metals such as platinum, however, are not highly reactive with conventional chemical etchants. Consequently, noble metals require specialized etching methods and/or highly-reactive chemical etchants in the etching process.

Two methods are currently being used to etch platinum. The first method is isotropic etching, such as wet etching with aqua regia (mix ratio of concentrated

hydrochloric acid: concentrated nitric acid: water = 3:1:4). This wet etching, however, offers a very low degree of precision. Consequently, wet etching is not accurate enough for many fine pattern processes, such as patterning DRAM devices, rendering it difficult to perform submicron patterning of platinum electrodes.

5 The second method is anisotropic etching, such as ion beam milling, under which ions, e.g., argon ions, are generated by a magnetically confined RF or DC plasma and bombard an exposed platinum surface. While the ion beam milling process is used to define and form high resolution patterns from a blanket platinum layer, this process is typically not selective to many masking materials as well as to the
10 layers underlying the platinum layer. Further, ion beam milling processing removes most materials at about the same rate, making process control very difficult as the ion beam may remove material underlying a protective mask as well as unwanted material.

 Accordingly, there is a need and desire for an improved method of patterning metal surfaces during the formation of semiconductor device components, e.g.,
15 capacitors. There is also a need and desire for high-resolution patterning of noble metal layers, e.g., platinum, during the formation of a lower capacitor electrode, as well as a method of increasing the processing accuracy in etching a noble metal surface.

SUMMARY OF THE INVENTION

20 The present invention provides a method for patterning metal surfaces employed in the formation of various semiconductor device components, such as

capacitors, as well as a method for increasing processing accuracy in polishing metal surfaces.

In an exemplary embodiment, a metal surface is patterned by electro-mechanical polishing to form the bottom electrode of a DRAM capacitor. To form the bottom electrode, an insulating layer is formed over a contact plug that is in electrical contact with a transistor gate stack. A container opening is formed in the insulating layer to expose the contact plug. A metal layer is deposited in the container structure and on the exposed surface of the insulating layer. A photoresist layer is deposited over the metal layer, forming a plug in the container. The photoresist layer is chemically mechanically polished to expose the surface of the metal layer outside the container. The surface of the metal layer outside the container structure is electro-mechanically polished against a second surface while submersed in an electrolytic bath. The metal surface and polishing pad are connected to an electrical source and a current is supplied to them during polishing. The metal surface is polished until the metal outside the container is removed. The photoresist is removed from the container exposing the surface of the metal surface inside the container. In an exemplary embodiment, platinum is used as the metal layer.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other advantages and features of the invention will become more apparent from the detailed description of the preferred embodiments given below with reference to the accompanying drawings in which:

Figure 1 is an illustration of a DRAM CMOS gate structure, upon which a capacitor bottom electrode will be formed according to a method of the present invention;

Figure 2 is a partial view of the Figure 1 structure at a stage of processing
5 subsequent to that shown in Figure 1;

Figure 3 is a view of the Figure 1 structure at a stage of processing subsequent to that shown in Figure 2;

Figure 4 is a view of the Figure 1 structure at a stage of processing subsequent to that shown in Figure 3;

10 Figure 5 is a view of the Figure 1 structure at a stage of processing subsequent to that shown in Figure 4;

Figure 6 is a view of the Figure 1 structure at a stage of processing subsequent to that shown in Figure 5;

15 Figure 7 is a view of the Figure 1 structure at a stage of processing subsequent to that shown in Figure 6;

Figure 8 is a view of the Figure 1 structure at a stage of processing subsequent to that shown in Figure 7;

Figure 9 is an illustration of an exemplary electro-mechanical polishing apparatus according to an embodiment of the present invention;

semiconductor foundation, and other semiconductor structures. The semiconductor need not be silicon-based. The semiconductor could be silicon-germanium, germanium, or gallium arsenide. When reference is made to substrate in the following description, previous process steps may have been utilized to form regions or junctions
5 in or on the base semiconductor or foundation.

The term “noble metal” is intended to include not only elemental noble metals, i.e., platinum (Pt), palladium (Pd), iridium (Ir), ruthenium (Ru), rhodium (Rh), osmium (Os), silver (Ag), gold (Au), and their oxides, but also noble metals with other trace metals or in various alloyed combinations with other metals as known
10 in the semiconductor art, as long as such alloys retain the physical and chemical properties of the noble metal.

The term “refractory metal” is intended to include metals which offer low contact resistance and includes not only elemental refractory metals but refractory metals with other trace metals or in various alloyed combinations with other metals as
15 known in the semiconductor art, as long as such alloy retain the physical and chemical properties of the refractory metals. Refractory metals and their nitrides of particular interest are titanium (Ti), tungsten (W), tantalum (Ta), molybdenum (Mo), titanium nitride (TiN), tungsten nitride (WN), and tantalum nitride (TaN).

The present invention provides a method for patterning metal surfaces, such as
20 noble and refractory metals, during the formation of integrated circuit components, such as capacitors, transistors, resistors, conductor layers, conductive plugs,

metalization layers, gate metals, interconnects, electrodes, electrical contacts, electrical
vias, and bonding pads. The invention uses electro-mechanical polishing (EMP) for
the high-resolution patterning of a metal surface to form various geometric features of
semiconductor memory structures. In one exemplary embodiment, the feature is a
5 capacitor bottom electrode. The method of the present invention also improves the
processing accuracy in patterning such metals. The invention is described in relation
to an exemplary embodiment in which EMP is used to form a bottom electrode of a
capacitor of a DRAM device. It should be noted, however, that the EMP method
could be used on numerous metal surfaces of integrated circuit devices and is not
10 limited by the description of the exemplary embodiment.

Referring now to the drawings, where like elements are designated by like
reference numerals, Figure 1 illustrates a DRAM memory cell at an intermediate stage
of fabrication, in which a pair of capacitor memory cells 86, 87 (Figure 12) having
respective access transistors 32, 33 are to be formed on a substrate 20. The Figure 1
15 structure includes a well 30 in the upper portion of the substrate 20, which is typically
doped to a predetermined conductivity, e. g., p-type or n-type depending on whether
NMOS or PMOS transistors will be formed therein. Also shown are field oxide
regions 26, for use as source/drain regions, and four gate stacks 31-34 formed
according to well-known semiconductor processing techniques. Each gate stack 31-
20 34 includes a gate oxide region 39, gate electrode 38, conductive layer 37, cap layer
36, and an insulating layer or gate stack spacer 35. The insulating layers 35 and field
oxide regions 26 are covered with a second insulating layer 50, which could be, for

example, silicon oxide (SiO_x), borophosphosilicate glass (BPSG), borosilicate glass (BSG), phosphosilicate glass (PSG) or other suitable materials. After depositing insulating layer 50, the upper surface 53 of insulating layer 50 may undergo a chemical mechanical polishing (CMP) step. Any CMP technique can be used to
5 polish the upper surface 53.

Reference is now made to Figure 2, which for simplicity illustrates only one transistor gate stack pair 31, 32 from Figure 1. This is a region where a contact plug 52 (Figure 3) and an overlying capacitor structure 86 (Figure 12), including a capacitor bottom electrode 73 (Figure 12) will be formed according to a method of
10 the present invention. One method to create contact opening 51 (through insulating layer 50 to source/drain region 26) is to deposit a photoresist material on layer 50 and pattern the opening using conventional photolithography steps. After patterning, opening 51 is formed in the photoresist material and insulating layer 50 using well known techniques. After the opening is formed, the remaining photoresist material is
15 removed using known techniques. Opening 51 extends to source/drain region 26 of well 30 between gate stacks 31, 32.

Referring to Figure 3, opening 51 is filled with a conductive material, such as doped polysilicon, to form a contact plug or contact filler 52. After conductive layer is deposited it is planarized down to insulating layer upper surface 53. The contact plug
20 52 can optionally be formed in multiple-layers to include a conductive barrier layer at the top of plug 52.

Figure 4 illustrates the deposition of insulating layer 60, which could be, for example, a silicon oxide (SiO_x), borophosphosilicate glass (BPSG), borosilicate glass (BSG), phosphosilicate glass (PSG), or tetraethylortho silicate (TEOS). The third insulating layer 60 is deposited over contact plug 52 and second insulating layer 50.

Referring to Figure 5, using the same fabrication technique as that used for the formation of contact opening 51 (Figure 2) or other techniques, an opening 61 is formed through insulating layer 60.

Referring to Figure 6, after forming opening 61, metal layer 70 is deposited over insulating layer 60 and into opening 61. Although any of the metals mentioned above, along with their alloys and oxides, may be used for forming metal layer 70, it is desirable to use platinum. A portion of metal layer 70 will form the bottom electrode 73 (Figure 11) of capacitors 86, 87 (Figure 12). Metal layer 70 could be formed over conductive plug 52 by any conventional method, such as chemical vapor deposition or sputtering, to a thickness of approximately 1000 Angstroms or less, preferably less than 500 Angstroms. Optionally, metal layer 70 could completely fill opening 61 to form a plug type bottom electrode (not shown).

Referring now to Figure 7, opening 62 (Figure 6) is filled with a photoresist material 80, for example, by spin coating the material 80 at room temperature and then solidifying it. The photoresist material 80, which can be any photochemical resin used in the semiconductor industry, may then be planarized by CMP down to or near planar surface 82 of metal layer 70 to form photoresist plug 81 (Figure 8). The photoresist plug 81 acts as a protective cover for metal layer 70 located inside opening

decreases, the resistance or insulation properties of the metallic material increase.

Overall, the amount of metal removed depends upon the chemical composition of the metal, temperature and agitation of the electrolytic bath, spatial relationship of the anode and cathode, intensity of current, and the length of time the current is flowing and mechanical force applied.

In a first exemplary embodiment, planar surface 82 (Figure 8) undergoes EMP in polishing system 200 (Figure 9). The wafer 203 containing planar surface 82 is inserted into a wafer holder 202 with surface 82 exposed. Wafer holder 202 is then inserted into tank 201 containing an electrolytic fluid or acidic solution 205, pad 210, and pad support 230. The wafer surface 82 is electrically connected to a negative terminal 241 of power source 240. The wafer holder 202 is lowered until exposed surface 82 contacts pad surface 220, which is electrically connected to positive terminal 242 of a power source 240. When the two surfaces 82 and 220 are touching a closed electrical circuit is formed with the power source 240. The power source 240 provides either a constant or pulsed current to the wafer surface 82 and pad surface 220. The amount of voltage will vary depending on the metal layer 70 thickness and polishing criteria. The wafer holder 202 may rotate in a random or fixed pattern relative to the pad surface 220. Optionally, pad surface 220 is stationary or moves in a random or fixed pattern relative to the wafer holder 202. A force may be applied to planar surface 82 by either the wafer holder 202, the abrasive pad 220 or both.

In another exemplary embodiment, the pad 210 contains fixed abrasive particles. The abrasive particles should have low solubility oxides in acidic solutions,

such as cerium oxide (CeO_2) or silicon dioxide (SiO_x). The abrasive pad 210 assists planarization by decreasing the boundary layer and/or increasing the stress at the sharpest surface of the metal surface 82. In general, the sharpest surface features sticking out through the boundary layer dissolve faster than metal not sticking out.

5 In yet another exemplary embodiment, the fluid 205 may contain solid particles, such as polyurethane, cerium oxide (CeO_2) or silicon dioxide (SiO_x) and forms a slurry or viscous liquid. The fluid is preferably an acidic solution, such as a mixture of hydrogen chloride (HCl) and water (H_2O), at a ratio of 1 to 10 saturated in potassium chloride (KCl) solution. When the metal layer 70 is platinum (Pt), the
10 anodic voltage will generate a thin layer of platinum oxide, which is subsequently dissolved as PtCl_4^{2-} or other complex forms. Likewise, when fixed particles are placed on pad 210, secondary complex reactions can include XOH_2ClPt . It is to be understood that the given chemical composition of the electrolytic fluid 205 is exemplary and additional compounds are within the scope of the invention

15 It must be noted that planar surface 82 of Figure 9 undergoes EMP for a time sufficient to allow the top surface 84 of bottom electrode 73 (Figures 10-12) to be recessed down to the planar surface 62 of insulating layer 60. After a suitable amount of polishing, as determined by endpoint controls such as coulometry, time, current, and visual techniques, the polishing is completed. The time for a 500 to 1000
20 angstrom thick platinum is preferably in the range of 30 to 200 seconds (depending upon the thickness and properties of metal surface 82). The wafer 203 is removed from the processing tank 201 and the wafer 203 is inserted into a first rinse tank (not

shown), filled with deionized water, where the anode film is rinsed off by immersion. Next, the wafer 203 is taken to a second rinse station (not shown), also filled with deionized water, to remove any remaining traces of the anode film. The resulting structure after EMP is shown in Figure 10. Metal region 71 (Figure 8) was removed while portions of metal layer 70, protected by photoresist plug 83, remains.

Next, photoresist plug 83 is removed using conventional techniques, such as ashing or etching, to form opening 85 (Figure 11). Upon removal of the photoresist plug 83, the processing steps for the fabrication of capacitors 86, 87 (Figure 12) proceed according to well-known methods. As such, a dielectric layer 72 (Figure 12) can be formed over bottom electrode 73 (Figure 12) by conventional methods, e.g., deposition or spin coating, to a thickness of about 100 Angstroms. Increasingly popular materials for the dielectric layer 72 are the ferroelectrics, such as PZT (lead, zirconate, and titanate) or BaTiO_2 (barium titanite). However, other conventional insulating materials, such as silicon oxides, silicon nitrides, silicon oxynitrides or carbides, may be used also, in accordance with the processing requirements and the characteristics of the particular IC device. Further, high-dielectric constant materials, such as titanium oxide (TiO_2) barium oxide (BaO) tantalum oxide (Ta_2O_5) or ruthenium oxide (Ru_2O_3), may be used, according to the characteristics of the particular IC devices to be subsequently constructed.

Continuing, upper electrode 74 (Figure 12) is formed overlying the dielectric layer 72 by any conventional method, such as deposition or sputtering, to a thickness of approximately 50 to 300 Angstroms, more preferably of about 100 Angstroms.

The upper electrode 74 may be formed of a noble metal, such as platinum, or of any other suitable material previously listed for metal layer 70. Capacitors 86, 87 (Figure 12) consists of bottom electrode 73, dielectric layer 72, and upper electrode 74.

Further well-known processing steps to create a functional memory cell containing capacitors 85, 86 (Figure 12) may be carried out after formation of capacitors 86, 87.

The above described inventions have the advantage of improving the patterning of metal surfaces, e.g., DRAM platinum capacitor bottom electrodes, thus allowing reduction in feature sizes and improving process yields. In addition, a bigger surface area can be processed at a time, thus reducing fabrication time and steps.

Moreover the use of electrolytic techniques reduces the mechanical force required to remove metal surfaces during polishing. Finally the electrolytic bath reduces cavities or scratches in processed metal surfaces.

Figure 13 shows a typical processor based system 400 which includes an DRAM memory circuit 448, containing a Metal Insulator Metal (MIM) capacitor with a metal surface fabricated according to the present invention is illustrated in Figures 1-12. Processor system 400 generally comprises a central processing unit (CPU) 444, e.g., a microprocessor, a digital signal processor, or other programmable digital logic device, which communicates with an input/output (I/O) device 446 over a bus 452. The memory 448 communicates with the central processing unit 444 over bus 452.

In the case of a computer system, the processor system 400 may include peripheral devices such as a floppy disk drive 454 and a compact disk (CD) ROM drive 456 which also communicate with CPU 444 over the bus 452. Memory 448 is preferably constructed as an integrated circuit, which includes at least one metal surface formed by electro-mechanical polishing as previously described in connection with Figures 1-12. The memory 448 may also be combined with the processor, e.g. CPU 444, on a single integrated circuit chip.

Having thus described in detail the preferred embodiments of the invention, it is to be understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description as many apparent variations thereof are possible without departing from the spirit or scope of the invention. Accordingly, the above description and accompanying drawings are only illustrative of preferred embodiments which can achieve the features and advantages of the present invention. It is not intended that the invention be limited to the embodiments shown and described in detail herein. The invention is only limited by the scope of the following claims.

What is claimed as new and desired to be protected by Letters Patent of the United States is:

1. A method of patterning a metal, said method comprising the steps of:

placing a surface of said metal in fluid communication with a second surface by placing
5 said metal and said second surface in a fluid bath;

supplying a current to the metal surface and said second surface; and

moving at least one of the surfaces relative to the other.
2. The method of claim 1, wherein the metal comprises at least one metal from
the group consisting of noble metals, noble metal alloys, refractory metals, and
10 refractory metal alloys.
3. The method of claim 1, wherein the metal comprise platinum.
4. The method of claim 1, wherein the metal has a thickness of less than
approximately 1000 angstroms.
5. The method of claim 1, wherein the fluid comprises an acid.

6. The method of claim 1, wherein the fluid comprises hydrochloric acid, water, and potassium chloride.

7. The method of claim 1, wherein the fluid comprises at least one abrasive particle selected from the group consisting of cerium oxide (CeO_2), silicon oxide (SiO_x), and aluminum oxide.

8. The method of claim 1, wherein the second surface comprises a conductive material.

9. The method of claim 8 wherein the second surface comprises a conductive polymer.

10. The method of claim 8 wherein the second surface comprises a conductive oxide.

11. The method of claim 8 wherein the second surface comprises a polymer containing conductive particles.

12. The method of claim 1, wherein the second surface comprises at least one polishing surface containing abrasive materials.

13. The method of claim 9, wherein said fixed abrasive particle comprises at least one abrasive particle selected from the group consisting of cerium oxide (CeO_2), silicon oxide (SiO_x), and aluminum oxide.

14. The method of claim 1 further comprising providing a working electrode in
5 said fluid bath.

15. The method of claim 1 wherein said second surface comprises a pad.

16. The method of claim 15 wherein said pad contains abrasive materials.

17. The method of claim 1, wherein said current supplying step is performed by applying a pulsed current to the metal surface and said second surface.

18. The method of claim 11, wherein said current is supplied for approximately
10 200 seconds or less.

19. The method of claim 1, wherein said current supplying step is performed by applying a constant current to the metal surface and said second surface.

20. The method of claim 1, wherein a force is applied to said surfaces, at least one
15 of which is moving relative to the other.

21. A method of patterning at least one metal of a semiconductor device, said method comprising the steps of:

placing a surface of said metal in fluid communication with a second surface by placing said metal and said second surface in a fluid bath;

5 supplying a current to the metal surface and said second surface; and

moving at least one of the surfaces relative to the other.

22. The method of claim 21, wherein the metal comprises at least one metal from the group consisting of noble metals, noble metal alloys, refractory metals, and refractory metal alloys.

10 23. The method of claim 21, wherein the semiconductor devices comprises at least one device from the group consisting of capacitor, transistor, resistor, conductor layer, conductive plug, metalization layer, gate metal, interconnect, electrode, electrical contact, electrical via, and bonding pad.

24. A method of patterning at least one metal of a memory element of a

15 semiconductor device, said method comprising the steps of:

placing a surface of said metal in fluid communication with a second surface by placing said metal and said second surface in a fluid bath;

supplying a current to the metal surface and said second surface; and

moving at least one of the surfaces relative to the other.

5 25. The method of claim 24, wherein the metal comprises at least one metal from the group consisting of noble metals, noble metal alloys, refractory metals metal, and refractory metal alloys.

26. A method of patterning a capacitor electrode of a DRAM memory device, said method comprising the steps of:

10 placing a surface of the electrode in fluid communication with a second surface by placing said electrode surface and said second surface in a fluid bath;

supplying a current to said electrode surface and said second surface; and

moving at least one of the surfaces relative to the other.

15 27. The method of claim 26 wherein said electrode comprises at least one metal from the group consisting of noble metals, noble metal alloys, refractory metals metal, and refractory metal alloys.

28. The method of claim 26, wherein said electrode comprises at least one metal from the group consisting of noble metals, noble metal alloys, refractory metals metal, and refractory metal alloys.

29. A method of forming a semiconductor device, comprising the steps of:

5 forming a conductive layer over an insulating layer;

forming a metal layer over said conductive layer;

forming a protective layer over portions of said metal layer, leaving other portions of said metal layer exposed; and

electro-mechanical polishing said exposed portions of said metal layer.

10 30. The method of claim 29, wherein said metal layer comprises at least one metal from the group consisting of noble metals, noble metal alloys, refractory metals, and refractory metal alloys.

31. The method of claim 29, wherein said protective layer comprises a photoresist material.

15 32. The method of claim 29 wherein said protective layer comprises a spin on glass.

33. The method of claim 29, further comprising the step of forming an opening into said insulating layer, said conductive layer, metal layer, said protective layer being formed in said opening.

34. The method of claim 29, wherein said metal layer forms a bottom capacitor electrode of said semiconductor device.

35. A method of forming a capacitor electrode, said method comprising the steps of:

forming an electrode by depositing a metal in a container structure in electrical communication with a conductive layer;

covering an exposed surface of the metal inside said container with a protective material;

placing the exposed surface of the metal in fluid communication with a second surface by placing the exposed metal surface and said second surface in a fluid bath;

supplying a current to the metal surface and said second surface; and

moving at least one of the surfaces relative to the other.

36. The method of claim 35, wherein said capacitor electrode is a bottom electrode.

37. A method of forming a lower electrode of a capacitor on a semiconductor substrate, comprising the steps of:

5 forming a first opening into a first insulating layer provided over said semiconductor substrate;

forming a conductive plug in said first opening;

forming a second insulating layer over said conductive plug and said first insulating layer;

10 forming a second opening into said second insulating layer over said conductive plug;

forming a metal layer in said opening and over at least a portion of said second insulating layer;

forming a protective layer over portions of said metal layer, leaving other portions of said metal layer exposed; and

15 electro-mechanical polishing said exposed portions of said metal layer.

38. The method of claim 37, wherein said electrode comprises at least one metal from the group consisting of noble metals, noble metal alloys, refractory metals metal, and refractory metal alloys.

39. A semiconductor device comprising:

5 a substrate; and

at least one electro-mechanical polished metal layer formed over said substrate.

40. The semiconductor device of claim 39, wherein said metal layer comprises at least one metal selected from the group consisting of noble metals, noble metal alloys, refractory metals, and refractory metal alloys.

10 41. The semiconductor device of claim 39, wherein said device comprises a capacitor with at least one electro-mechanical polished metal layer.

42. The semiconductor device of claim 41, wherein said electro-mechanical polished metal layer is a bottom electrode of said capacitor.

43. A semiconductor capacitor comprising:

15 a bottom electrode formed over a substrate;

an insulating layer formed over said bottom electrode; and

a top electrode formed over said insulating layer, wherein at least one electrode surface comprises an mechanical-electro polished surface.

44. The capacitor of claim 43, wherein said capacitor is a MIM capacitor.

45. The capacitor of claim 43, wherein at least one electrode comprises a metal
5 selected from the group consisting of noble metals, noble metal alloys, refractory
metals, and refractory metal alloys.

46. The capacitor of claim 43, wherein said at least one electrode surface is a
surface of said bottom electrode.

47. The capacitor of claim 38, wherein the bottom electrode comprises a platinum
10 electrode.

48. A processor system comprising:

a processor; and

a memory device electrically coupled to said processor, said memory device comprising

a substrate; and

15 a capacitor formed over said substrate, said capacitor comprising at least one electro-
mechanically polished layer provided over said substrate.

5

1190715 v1: P\$RF01!.DOC









FIG. 4




₹ 16.5



62



[illegible]




FIG. 9

FIG. 10





FIG. 11







FIG. 12



F16.13

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled:

ELECTRO-MECHANICAL POLISHING OF PLATINUM
CONTAINER STRUCTURE

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

I acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

NONE

I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

NONE

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Please address all correspondence to Gabriela Coman of Dickstein Shapiro Morin & Oshinsky LLP located at 2101 L Street NW

Washington, DC 20037-1526. Telephone calls should be made to (202) 785-9700.

Full name of first inventor: Whonchee Lee

Inventor's signature: _____ Date: _____

Residence: Boise, Idaho

Citizenship: United States of America

Post Office Address: 493 S. Browning Avenue,
Boise, Idaho 83709

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
DECLARATION FOR PATENT APPLICATION

Signature Page for Second Inventor

Full name of second inventor: Scott Meikle

Inventor's signature: _____ Date: _____

Residence: Boise, Idaho

Citizenship: Canada

Post Office Address: 1301 East Jefferson
Boise, ID 83712

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:
Whonchee Lee et al.

Serial No.: Not Yet Assigned

Group Art Unit: Not Yet Assigned

Filed: August 31, 2000

Examiner: Not Yet Assigned

For: ELECTRO-MECHANICAL
POLISHING OF PLATINUM
CONTAINER STRUCTURE

Assistant Commissioner for Patents
Washington, D.C. 20231

**POWER OF ATTORNEY BY ASSIGNEE AND
CERTIFICATE BY ASSIGNEE UNDER 37 CFR § 3.73(b)**

Micron Technology, Inc., Assignee of the entire right, title and interest in the above-identified application by virtue of the Assignment attached hereto (which is also being submitted concurrently for recordation), hereby appoints the attorneys and agents of the firm of Dickstein Shapiro Morin & Oshinsky, LLP located at 2101 L Street, N.W., Washington, D.C. 20037, listed as follows: Gary M. Hoffman, 26,411; Thomas J. D'Amico, 28,371; Donald A. Gregory, 28,954; James W. Brady Jr., 32,115; Jon D. Grossman, 32,699; Mark J. Thronson, 33,082; Jeremy A. Cubert, 40,399; Laurence E. Fisher, 37,131; Brian A. Lemm, 43,748; John F. Levis, 34,210; Gianni Minutoli, 41,198; Edwin Oh, P-45,319; Eric Oliver, 35,307; William E. Powell III, 39,803; Mark E. Strickland, 45,138 and Salvatore P. Tamburo, P-45,153, and also attorneys of Micron Technology, Inc. as its attorneys with full power of substitution to prosecute this application and to transact all business in the Patent and Trademark Office in connection therewith.

OFFICE OF THE ATTORNEY GENERAL

The Assignee certifies that the above-identified assignment has been reviewed and to the best of the Assignee's knowledge and belief, title is in the assignee.

Please direct all correspondence regarding this application to the following:

Dickstein Shapiro Morin & Oshinsky LLP
2101 L Street NW
Telephone: (202) 785-9700
Fax: (202) 887-0689

MICRON TECHNOLOGY,

Michael L. Lynch
Chief Patent Counsel
Registration No. 30,871

Dated: _____